GALS system optimization using retiming concept
نویسندگان
چکیده
منابع مشابه
GALS system optimization using retiming concept
Significant efforts have been put into optimization of GALS systems by considering locally synchronous modules as individual and independent islands of circuits. While existing approaches do improve some of the system characteristics, due to their limited scope, their achieved improvement is often limited too. This paper proposes an optimization approach in which a GALS system is optimized as a...
متن کاملAsynchronous Behavior Related Retiming in Gated-Clock GALS Systems
Although retiming is a well known method to optimize various characteristics of synchronous circuits, this method has rarely been applied to the synchronous blocks of a Globally Asynchronous Locally Synchronous (GALS) system. In this paper, communication protocols of gated-clock based wrappers have been analyzed for applying retiming algorithm to improve performance. Through the introduction of...
متن کاملFeasibility study for using GALS NoC in the GALS system implementation
This report investigates the effectiveness of use of NoCs in the target hardware accelerator design and assesses the applicability of the NoC solution. The system planned to be GALSified is investigated in the scope of trade off between NoC implementation difficulties and benefits. An alternative hardware accelerator design that could benefit more from NoC implementation is discussed. Finally, ...
متن کاملProbabilistic Retiming: A Circuit Optimization Technique
VLSI circuit manufacturing may result in devices with di erent propagation delays. Hence, the estimation of such delays during the design procedure may not prove totally accurate due to the fabrication process. This paper presents a new optimization methodology, called probabilistic retiming, which transforms a circuit based on statistical data gathered from the production history. Such circuit...
متن کاملMinimum-Perturbation Retiming for Delay Optimization
This paper describes a fast retiming algorithm targeting delay while minimizing the number of flip-flops moved. The algorithm can be applied before placement to minimize logic level, or after placement to minimize the critical region annotated with wire delays. Experiments on a suite of industrial benchmarks show that the algorithm improves fMAX by 9% while increasing LUT count by 1% and flip-f...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE Electronics Express
سال: 2010
ISSN: 1349-2543
DOI: 10.1587/elex.7.209